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Abstract
We have developed a HgCdTe 256x256 focal plane array (FPA) which
operates in the 1-5 _m band. This is presently the largest
demonstrated HgCdTe FPA. The detector material is HgCdTe on
sapphire (PACE-I technology) which has a low thermal expansion
mismatch with silicon. The multiplexer is a CMOS FET-switch
device processed through a commercial silicon foundry. The
multiplexe_ input is direct injection and the charge capacity is
about 2x10" electrons. The kTC limited read noise is 400
electrons. We have demonstrated high background imaging using
the device. The broadband quantum efficiency is measured to be
59%. Dark currents less than 0.I pA have been measured at 77K
for detectors processed on PACE-I material with 4.9 _m cutoff.
The dark currents decrease as the temperature is lowered and we
are presently studying the T<77K characteristics. The
interconnect yleld is >95%. The devices are available for
astronomical applications.
Material
The detector array material is HgCdTe on sapphire called PACE-I
(Producible Alternative to CdTe for Epitaxy). A layer of CdTe is
deposited onto the sapphire first using vapor phase epitaxy. The
HgCdTe is grown by liquid phase epitaxy. The sapphire substrate
is strong, durable and has large area (2 inch diameter wafer)
which is crucial for large arrays such as a 256x256. The
sapphire is transparent up to 5.5 _m and this technology is used
for the 1.0-5.5 _m band. For longer wavelengths (8-12 Bm) we are
developing HgCdTe on GaAs (PACE-2) technology.
Detector Array
The photovoltaic detectors are planar structures formed by ion
implantation. After passivation indium columns are deposited for
hybridization to the multiplexer. The detector unit cell size is
40 _m x 40 _m. Typically over 90% fill factor is obtained with
less than 2% crosstalk.
We_have characterized the detectors at 77K. The R^A is typically
106 to 107 n-cm' and the dark current is less thanV0.1 pA for i00
mV reverse bias. The dark currents decrease further as the
temperature is lowered. George Rieke, University of Arizona,
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measured 30-60 e-/s at 30-35K for detectors with similar cutoff
but larger area. These detectors have not been optimized for low
temperature (<77K) operation; with further work the dark current
can be reduced to lower levels.
Multiplexer
The multiplexer has a CMOS FET-switch architecture and is
rocessed at a commercial silicon foundry. A schematic is shown
n Figure i. The input is direct injectlon and the charge is_
integrated on a capacitor. The charge capacity is about 2xi07
electrons and the kTC limited read noise zs 400 electrons. The
dynamic range is about 50,000. The integration time can be
varied from 0.5 to 99.5% of frame time. Three clocks and four
bias voltages are needed to operate the device.
Focal Plane Array
The FPA is fabricated by.mating the detector array and the
multiplexer through the Indium columns (Fig?re 2).. Interconnect
yields of above 95% were obtalned and 99% ylelds slmilar to the
128x128 FPAs are possible. A concern is the reliability of large
area hybrid structures. We have thermally cycled 256x256 test
structures (more than I00 times) and MWIR FPAs (more than 20
times) between room temperature and 77K with no mechanical or
electrical degradation. The excellent rellability is a result of
the PACE-I material having low thermal expansion mismatch with
silicon. A photo of the 256x256 FPA mounted on a 68 pin chip
carrier is shown in Figure 3.
Initial characterization tests show that the mean broadband (no
filters) quantum efficiency is 59% at 77K (Figure 4). Higher
quantum efficiencies (>70%) are possible as evidenced from
128x128 FPA results. At short wavelengths (i _m), >50% quantum
efficiency is observed. We are presently continuing the
characterization of the FPA.
Summary
We have developed a HgCdTe 256x256 focal plane array (FPA) which
operates in the 1-5 _m band. The detector material is HgCdTe on
sapphire (PACE-I technology) and the multiplexer is a CMO_
FET-switch device. The FPA charge capacity is about 2x10"
electrons with a read noise of 400 electrons. The mean broadband
quantum efficiency is measured to be 59%. Dark currents less
than 0.i pA have been measured at 77K. The dark current can be
further lowered by decreasing the temperature of operation.
These devices are available for astronomical applications.
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ilIGII SPEED, LOW READ NOISE ELECTRONICS
FOR ASTRONOMY DETECTOR ARRAYS
Michael C. Peck, John F. Areas, J. Garrett Jernigan,
Space Sciences Laboratory, University of California, Berkeley, CA 94720
Stephen D. Gaalema
Hughes Aircraft Company, Carlsbad, CA
The third generation electronics system-of the Berkeley
infrared camera has been built with improved frame rate, size,
maaufacturability, and real-time data processing power. The
flexibility to easily operate a variety of detectors and the vast
improvement in speed was achieved by using Motorola
DSP56001 Digital Signal Processorsl, 2 (DSP) to serve as con-
trollers and processing elements throughout the system. The new
data acquisition system has one DSP per analog channel, making
the system scalable to match the sensor being used. Each chan-
nel can run up to 1 MHz sampling rate (A/D limited) using 20%
of the DSP's 10-30 MIPS bandwidth for interrupt driven data
acquisition, leaving 80% for background processes. The A/D is
presently a 1 MHz 12 bit unit. The conversion resolution is
enhanced by a pattern subtraction system allowing the removal
of the first order signal and digitization of the amplified residual.
The analog board is dynamically configurable and is capable of
performing self diagnostics and calibration. A DSP56001 is alto
used in the timing generator, which outputs patterns at a rate up
to 10MHz and has a fine timing adjustment of 2 nsec using pro-
grammable delays. The computer system hardware and software
are layered, supporting real-time interrupt response down to the
microsecond level. The system is is the prototype for the elec-
tronics for the 1-5 _ and 8-24 Inn cameras being designed for
the Keck Ten Meter Telescope.
lntroduclio,
High speed electronics is required for the high photon
fluxes encountered when observing at wavelengths long_,ard of
2.5 tma. Low read noise is required at shoner wavelengths or
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Fig 1 System Block Diagram
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nanow bandwidths, where the charge and the statisticalvariation
in the charge collected in a pixel arc small. The old Berkeley
infrared carocra3.4'5operated at I0 IJ.sec/pix¢I/channc]peak rate,
forcing the use of narrow ba.ndwidths. In the new system, the
pixel read time has been decrcase.dto I p.sec,allowing observa-
dons over the full8 to 13 _m atmospheric window.
The new system's speed is achieved by incorporating high
speed, highly integrated single chip computing elements on every
analog amplifier chain. The Motorola DSP56001 was chosen for
this task.
The camera system, Figure I, is based on a four level
hierarchy. The components arc:a Sun workstation in the control
room, a Sun 3F_JI20 VME card set on the camera head running
Unix, a Parity Inc. 68020 single board computer in the VME
rack running Magic/L 6 ,and a bank of DSP56001s in the analog
rack running optimized hand coded assembly routines. UNIX
gives us the powerful development environment and transparent
access to the camera head over Ethemet. The camera control,
data acquisition, and DSP monitor software arc written in
Magic/L,, which is _ interactive language developed by Loki
Engineering Inc. that looks like C or Pascal but works like
For& allowing spontaneous code cn_ation and use. It is most
useful for hardware debugging and user interface environments.
The DSP assembly code was developed using the Motorola
development package and our look-alike debugger running on the
targets. The softwa.re system breaks new ground in the layering
of the: application by putting the vast majority of the code on a
single host processor and only the core of the application on the
front end DSPs.
The use of commercial VME cards and the use of VME
sized Eurocarcis for the timing generator and analog boards
allowed for a compact package as shown in Figure 2.
-41,
A
INPUT
SELECTOR
U1
I" "_
I
G
:ALIBRATION
AND
AMPLIFIER
BYPASS
SWITCHES
U6
M
VOLTAGE
DAC
U13
F lr
+LF
H
1ST STAGE
GAIN
SELECTOR
U7
N
TflEND
REMOVAL
ClfiCuII
WITII {]AC
U21.tJ20 IJ22
Low Noise on a Mixed Analog and Digital Board
The amplifier board block diagram is shown in Figure 3. It
is a highly configurable pulse amplification system with support
for diagnostics and self calibration. A feat_c of the system is
variable bandwidth in the analog chain. As the gain is increased
and integration time increased for low signal level conditions, the
bandwidth of the analog channel is decreased to reduce the noise
bandwidth of the system. In the low gain (=5) setting, full scale
pulse settling tlme to 12 bits is 100 nsec from input to A/D. The
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amplifiers used are the OEI AH0013 JFET preamp and the
Harris 5195 high speed fast settling opamp. The system also
incorporates a fixed pattern subtraction circuit to remove the first
order panem from the chip, allowing use of higher gains into the
A/D and therefore higher resolution. Correlated double sampling
is used to eliminate the l/f noise ('DC instability) inherent in the
readout MOSFETS as shown in the timing diagram in Figure 4.
In Figure 1, the bus interface logic represented by block "P"
was -, dozen ICs on the prototype board. In the production run,
these ICs were replaced by three CMOS programmable logic
devices (PLD) and the DSP56001, using less space on the board
and eliminating the separate digital board. The PLDs were the
XL78C8007 from EXEL, an extremely flexible 800 gate
equivalent electrically erasable application speci_fic integrated cir-
cuit (ERASIC).
All timing and digital clocks are generated from a central
20 MHz clock on the timing generator board. The timing signals
are transmitted differentially over the backplane using high speed
parts (75ALS!94/5). The fine adjustment on the timing signals
is in 2 nsec increments so that the noise critical sampling time
can be moved to a quiet period between digital transitions. This
feature should allow the system to approach the noise perfor-
mance of the previous generation Berkeley camera electronics
which had 20 Iavolts rms noise. Low noise measurements on the
new system are yet to be completed.
Co_dder
The system has a DSP on each of the 20 analog channels
that coadds in 700 nsec with interrupt signals, or 200 nsec in
bursts with an input FIFO. The old camera had a coadder exter-
nal to the analog box, requiting 5 laSec to coadd ten pixels. The
DSP and PLDs also implement the bus interface logic, reducing
the complexity of the analog board.
Timing Generator
The timing generator uses a DSP56001, is situated in the
analog rack, and is the source of the clock and timing for all
camera functions. The DSP56001 enables the timing generator
to be built with a small number of chips. Because its charac-
teristics are determined by software it can be programmed for a
variety of observing modes, and it is functionally open.ended to
support lab testing.
DSP Ooeration
16 bit DSPs have been available for many years.
Motorola's DSP56001, which became available in 1987, has a 24
bit word size and 56 bit accumulators, which allows processing
real data without roundoff. As shown in Figure 5, the chip is
massively parallel and incorporates peripheral chip functions
making it very easy to use. The Host Port and the Host Com-
mand facility made hardware and software design simple. The
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DSP host port is interfaced to the Pcckbus 8 , a minimal bus
using CMOS levels that is trivial to interface to and works with
extcndcr cards+ The bus consists of 16 data bits, 16 board select
lines, 8 address lines for on card sclcction, and read, write and
acknowledge handshake lines. The signals are on the a and c
rows of the 96 pin DIN connector, leaving Ihc unbused b row for
user definition, A controller card rcsidcs in slot one translating
the Motorola I/0 Channel signals from the Parity CPU board to
Pcckbus signals.
DSP56001 Characteristics
The DSP560012 is a self contained computcr on a chip,
with program controller, math unit, program and data memories,
and peripherals typically associated with computers, and a selec
don of bootstrap modes I The chip executes "instructions at a 10
MHz rate, bat the instruction ficlds can contain up to three
instructions, giving a peak rate of 30 MIPS at 20 MHz clock. 2"/
MHz pasts axe now available, and we havc run the 20 MHz p0J1s
at up to 40 MHz in thc lab with a special clock generator. Tests
havc been done at Lincoln Labs on radiation hardness. The
clock rate was run up 'ao see where the parts stopped, then the
parts were radiated and tested again. The test part died between
100krad and 200krad, and ran at 32 Mlh up to that point. The
chip has a 5 Mbit synchronous serial link, a UART, and a host
interface port. The host interface port looks like a set of 8 byte
wide registers (50 nsec access time) and can be very simply
interfaced into any computer system.
DSP So[Iware
The most unusual aspect of the host port is the host inter-
rapt facility. The host can invoke one of the 32 interrupt service
routines by writing the vector number to a register in the host
interface. Using 8 of these vectors, we built a complete monitor
and development system, supporting memory dump and load,
program execution control, and machine state dump.
The monitor in the target DSP consists of 16 lines of code:
; MONITOR SERVICE ROUTINES: 300 nsec @ 20 MHz
; {address,vector}
; All functions require that r7 be set (via SETr7 call).
; SETr7 {24,12} Transfer the address value to r7
movcp x:HRX.r7
hop
XPEEK {28.14} Read a 24-bit value from X memory
movep x:(r7)+,x:HTX
nop
XPOKE 12a,15} Write a 24-bit value to X memory
movep x:HR.X,x:(r7)+
hop
YPEEK {2c,16} Read a 24-bit value from Y memory
movep y:(r7)+,x:HTX
nop
YPOKE 12e,171 Write a 24-bit value to Y memory
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movep x:HRX,y:(r7)+
nop
; PPEEK {30,181 Read a 24-bit value from program memory
movep p:(rT)+,x:HTX
nop
; PPOKE {32,191 Write a 24-bit value to program memory
movep x:HRX,p:(rT)+
nop
; SOFT' { 6, 3) Code is PPOKEd here for dynamic expansion
hop
nop
The host computer is used to implement all the higher level
code including initialization, data transfer, non time critical
operations, and a full development system, monitor and
debugger. The functions we implemented were made to dupli-
cate the functions available in Motorola's DSP Development
Software package. Using three windows on a workstation, code
can be assembled and executed in the simulator, added to the tar-
get hardware and experimented with, and added to the source
code. This development system allows loading of object files
into the simulator and the target from the same load file gen-
erated by the Motorola assembler.
Timing Generalor Code
An example of application code is the timing generator:
; outer loop to address all (aalen=64) rows of the array
AATOP do #aalen,AAEND
• inner loop: output 12 bits of CDS pattern at 10MHz
rep #cdslen
move x:(rl)+,b b,y:(r4)
; does: x(i+l) -> b & x(i) -> latch
; strobe 24 bits of AAPM and CDSPM
move x:(rO)+,a
AAEND
a,y:(rS)
; Frame time code goes here
rep #framewait
hop
jmp AATOP
end
Data Acquisition. Coadd Code
An example of interrupt service routines for data acquisition
are the coadd short interrupt service routines. These routines are
transferred into the low memory vector location at frame time by I
a frame interrupt routine that counts frames. Each of these rou-
tines executes in 200 nsec after a 500 nsec synchronization delay
in the DSP. No instruction execution cycles are lost in the pro-
cess.
; first frame
MOVEX movep y:$ffcl,x:(r4)+ ; A/D -> X data buffer
nop
We took a big risk on redesigning the camera's entire digi-
ta.l system based on DSPs. The success of this experiment
shows that there is a new generation of programmable logic to
bring to bear on difficult design problems. Hardware designs
can be greatly simplified and made more flexible. It is yet to be_
seen wheather or not the necessary software tools also appear to
support these chips in general use. We have made initial steps
in developing these fools, but they arc far from what is needed to
make these parts as easy to use as the hardware they replace.
The power, simplicity and tremendous flexibility do come at a
price for now.
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; frames 2 to n-1
ADDX tfr b,a x:(r2)+,b y:(r6),yl
add yl,b a,x:(r4)+
ADDXY tfr
add
last frame: results in y buffer for readout
b,a x:(r2)+,b y:(r6),yl
yl,b a,y:(r4)+
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